维普期刊资源整合服务平台（V6.5）

维普中文期刊产品整合服务

18篇 您的检索式：作者名="Lee Hanho"

选中清除导出查看参考文献查看引证文献引用追踪共1页首页上一页第1页下一页末页 /1 跳转

		题名	作者	年代	出处	被引量
	1	High-speed VLSI architecture for parallel Rees- Solomon on decoder 显示文摘	Lee Hanho	2003	IEEE Transactions on Vary Large Scale Integration (VLSI) Systems2003，11，4：	1
	2	Modified Euclidean algorithm block for high-speed Reed-Solomon decoder显示文摘	Lee Hanho	2001	Electronic letters2001，37，14：	1
	3	High-speed VLSI architecture for parallel reed-solomon decoder 显示文摘	Lee Hanho	2003	IEEE Transactions on VLSI Systems2003，11，2：	1
	4	High-Speed VLSI Architecture for Parallel Reed-Solomon Decoder 显示文摘	Hanho Lee	2003	IEEE Trans on Very Large Integration (VLSI) Systems2003，11，2：	1
	5	A High-Speed Low-complexity Reed-Solomon De-coder for Optical Communications显示文摘	Hanho Lee	2005	IEEE Transactions onCircuits and Systems II:Express Briefs2005，52，8：	1
	6	High speed VLSI architecture for parallel reed solomon decoder显示文摘	Lee Hanho	2003	IEEE Trans on VLSI System2003，11，2：	1
	7	Performance Evaluation and Optimal Design for FPGA-Based Digit-Serial DSP Functions显示文摘	Lee Hanho Sobelman Gerald E	2003	Computers and Electrical Engineering2003，29，2：	1
	8	Two-parallel Reed-Solomon based FEC architecture for optical communications显示文摘	Seungbeom Lee Chang-SeoK Choi Hanho Lee	2008	IEICE Electronlcs Express2008，5，1：	1
	9	Modified Euclidean algorithm block for high-speed Reed-Solomon decoder显示文摘	Lee Hanho	2001	IEEE Trans Comput2001，37，14：	1
	10	High-speed VLSI architecture for parallel Reed-Solomon decoder显示文摘	Hanho Lee	2003	IEEE Trans on Very Large Integration (VLSI) System2003，11，2：	1
	11	High-speed VLSI Architecture for Parallel Reed-Solomon Decoder显示文摘	Lee Hanho	2003	IEEE Transactions on Very Large Scale Integration(VLSI) Systems2003，11，2：	1
	12	FPGA-based FIR filters using digital-serial arithmetic显示文摘	Hanho Lee Sobelman G E	1997	Tenth Annual IEEE Internation1997，710，：	1
	13	A Self-Recon?gurable adaptive FIR filter system on partial recon?guration platform 显示文摘	Chang-Seok Choi Hanho Lee	2006	Ieice Trans Inf & Syst2006，90，12：	1
	14	High-speed VLSI architecture for parallel reed-solomon decoder显示文摘	Hanho Lee	2003	/EEE Transactions on VLS/ Systems2003，11，：	1
	15	An Area - Efficient Euclidean Algorithm Block For Reed- Solomon Decoder 显示文摘	Lee Hanho	2003	IEEE Computer Society Annual Symposium on VLSI2003，，：	1
	16	Performance Evaluation and Optimal design for FPGA-based Digit-serial DSP Functions显示文摘	Sobelman G E	2003	Computers and Electrical Engineering2003，29，：	1
	17	J Alloys Comp显示文摘	Lee Hanho Lee Kiyoung	1996	239:63~701996，239，：	1
	18	A high-speed, low-complexity reed-solomon decoder for optical communications 显示文摘	Hanho Lee	2005	IEEE Transactions on Circuits and SystemII2005，52，8：	1

返回顶部每页显示：

共1页首页上一页第1页下一页末页 /1 跳转

goolge学术搜索-维普

网站首页 | 关于我们 | 联系我们 | 产品服务 | 客服中心 | 广告服务 | 版权声明 | 网站联盟 | 友情链接 | 售卡网点

版权所有© 渝B2-20050021-1　渝公网安备 50019002500403号　违法和不良信息举报中心

互联网出版许可证新出网证(渝)字10号全国400电话 - 免长途话费